An Architecture Design for Evolvable Computer

Authors:
Xuesong Yan;Chen Shi;Lishan Kang;Shitan Huang
Affiliations:
School of Computer Science, China University of Geosciences, Wuhan, China and Research Center for Space Science and Technology, China University of Geosciences, Wuhan, China;Xi'An Microelectronics Technology Institute, Xi'an, China;School of Computer Science, China University of Geosciences, Wuhan, China;Xi'An Microelectronics Technology Institute, Xi'an, China
Venue:
ISICA '08 Proceedings of the 3rd International Symposium on Advances in Computation and Intelligence
Year:
2008

Citing 4
Cited 0

Design and Implementation of the MorphoSys Reconfigurable ComputingProcessor

Journal of VLSI Signal Processing Systems - Special issue on VLSI on custom computing technology
Modeling, implementation and scalability of the morphosys dynamically reconfigurable computing architecture

Modeling, implementation and scalability of the morphosys dynamically reconfigurable computing architecture
Theory of Self-Reproducing Automata

Theory of Self-Reproducing Automata
The design of an evolvable on-board computer

ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware

Quantified Score

Hi-index	0.00

Visualization

Abstract

In recent years, there has been a remarkable growth of the portable computing devices market. To develop and design a scalable, programmable architecture that can be dynamically reconfigured during program execution to a new circuit structure is a key design goal for self-reconfigurable computing systems. In this paper we proposes a new architecture of evolvable computer, this architecture consists of a general-purpose processor, a reconfigurable component (programmable array) and a evolutionary algorithms processor (DSP), and describe the work mechanism of the evolvable computer in detail.