Ultra Low Voltage High Speed Differential CMOS Inverter

Authors:
Omid Mirmotahari;Yngvar Berg
Affiliations:
Nanoelectronic Systems (NANO) Department of Informatics, University of Oslo, Norway;Nanoelectronic Systems (NANO) Department of Informatics, University of Oslo, Norway
Venue:
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Year:
2009

Citing 1
Cited 0

Clustered voltage scaling technique for low-power design

ISLPED '95 Proceedings of the 1995 international symposium on Low power design

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we demonstrate and analyse how the differential ultra low voltage inverter can be designed in order to achieve the most beneficial conditions concerning speed, stability and EDP.