RF-analog circuit design in scaled SoC

Authors:
Nobuyuki Itoh;Mototsugu Hamada
Affiliations:
Toshiba Corporation, Yokohama, Japan, Kawasaki, Japan;Toshiba Corporation, Yokohama, Japan, Kawasaki, Japan
Venue:
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Year:
2009

Citing 2
Cited 0

High Sensitivity 900-MHz ISM Band Transceiver

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits

Quantified Score

Hi-index	0.01

Visualization

Abstract

Downscaling of process technology increases the development cost of RFCMOS SoC. Therefore, designers have to minimize the number of respins, and have to try to obtain higher yield. RFCMOS SoC consists of RF-analog, mixed-signal, logic and memory circuits. In order to realize a small number of respins number and higher yield, key issues are robust design methodology of RF-analog circuits, and full-chip verification. This paper describes practical techniques corresponding to those issues.