Parallelism-Aware Batch Scheduling: Enabling High-Performance and Fair Shared Memory Controllers

Authors:
Onur Mutlu;Thomas Moscibroda
Affiliations:
Carnegie Mellon University;Microsoft Research
Venue:
IEEE Micro
Year:
2009

Citing 0
Cited 2

The virtual write queue: coordinating DRAM and last-level cache policies

Proceedings of the 37th annual international symposium on Computer architecture
Memory controllers for high-performance and real-time MPSoCs: requirements, architectures, and future trends

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

Uncontrolled interthread interference in main memory can destroy individual threads' memory-level parallelism, effectively serializing the memory requests of a thread whose latencies would otherwise have largely overlapped, thereby reducing single-thread performance. The parallelism-aware batch scheduler preserves each thread's memory-level parallelism, ensures fairness and starvation freedom, and supports system-level thread priorities.