An implementation of the SANE Virtual Processor using POSIX threads

Authors:
M. W. van Tol;C. R. Jesshope;M. Lankamp;S. Polstra
Affiliations:
University of Amsterdam, Institute of Informatics, Kruislaan 403, Room No. F2.47, 1098 SJ Amsterdam, The Netherlands;University of Amsterdam, Institute of Informatics, Kruislaan 403, Room No. F2.47, 1098 SJ Amsterdam, The Netherlands;University of Amsterdam, Institute of Informatics, Kruislaan 403, Room No. F2.47, 1098 SJ Amsterdam, The Netherlands;University of Amsterdam, Institute of Informatics, Kruislaan 403, Room No. F2.47, 1098 SJ Amsterdam, The Netherlands
Venue:
Journal of Systems Architecture: the EUROMICRO Journal
Year:
2009

Citing 6
Cited 3

DDM: A Cache-Only Memory Architecture

Computer
Single Assignment C: efficient support for high-level array operations in a functional setting

Journal of Functional Programming
Strategies for compiling µTC to novel chip Multiprocessors

SAMOS'07 Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation
On-chip COMA cache-coherence protocol for microgrids of microthreaded cores

Euro-Par'07 Proceedings of the 2007 conference on Parallel processing
µTC: an intermediate language for programming chip multiprocessors

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
The challenges of massive on-chip concurrency

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture

An Architecture and Protocol for the Management of Resources in Ubiquitous and Heterogeneous Systems Based on the SVP Model of Concurrency

SAMOS '08 Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Open-architecture system based on a reconfigurable hardware-software multi-agent platform for CNC machines

Journal of Systems Architecture: the EUROMICRO Journal
Collecting signatures to model latency tolerance in high-level simulations of microthreaded cores

Proceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools

Quantified Score

Hi-index	0.00

Visualization

Abstract

The SANE Virtual Processor (SVP) is an abstract concurrent programming model that is both deadlock free and supports efficient implementation. It is captured by the @mTC programming language. The work presented in this paper covers a portable implementation of this model as a C++ library on top of POSIX threads. Programs in @mTC can be translated to the standard C++ syntax and linked with this library to run on conventional systems. The motivation for this work was to provide an early implementation on conventional processors as well as supporting work from programming FPGA chips to Grids.