An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture
Wireless Personal Communications: An International Journal
Hi-index | 4.10 |
As microprocessors have become more complex, on-chip communications, traditionally handled by buses, have become a performance bottleneck. Chip makers are looking into network-on-chip systems to address this issue.