Performance Matching of Hardware Acceleration Engines for Heterogeneous MPSoC Using Modular Performance Analysis

Authors:
Hritam Dutta;Frank Hannig;Jürgen Teich
Affiliations:
Hardware/Software Co-Design, Department of Computer Science, University of Erlangen-Nuremberg, Germany;Hardware/Software Co-Design, Department of Computer Science, University of Erlangen-Nuremberg, Germany;Hardware/Software Co-Design, Department of Computer Science, University of Erlangen-Nuremberg, Germany
Venue:
ARCS '09 Proceedings of the 22nd International Conference on Architecture of Computing Systems
Year:
2009

Citing 10
Cited 0

Resource constrained scheduling of uniform algorithms

Journal of VLSI Signal Processing Systems
Efficient design space exploration in PICO

CASES '00 Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems
Code Transformations for Data Transfer and Storage Exploration Preprocessing in Multimedia Processors

IEEE Design & Test
SystemC Cosimulation and Emulation of Multiprocessor SoC Designs

Computer
An area estimation methodology for FPGA based designs at systemc-level

Proceedings of the 41st annual Design Automation Conference
The future of multiprocessor systems-on-chips

Proceedings of the 41st annual Design Automation Conference
A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels

IEEE Transactions on Computers
Complex task activation schemes in system level performance analysis

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Influence of different system abstractions on the performance analysis of distributed real-time systems

EMSOFT '07 Proceedings of the 7th ACM & IEEE international conference on Embedded software
PARO: Synthesis of Hardware Accelerators for Multi-dimensional Dataflow-Intensive Applications

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

In order to meet demanding challenges of increasing computational requirements and stringent power constraints, there is a gradual trend towards heterogeneous multi-processor system-on-chip (MPSoC) designs integrating application specific acceleration engines. One major problem faced by the design tools for mapping of algorithms onto MPSoC architectures is the dimensioning of system components through performance analysis. In this paper, we propose a fast and accurate methodology for rate matching of statically scheduled acceleration engines using modular performance analysis. Given a set of Pareto-optimal hardware accelerator designs and an input workload behavior, the proposed methodology determines cost efficient hardware accelerators that can handle the workload. A motion JPEG case study illustrates the benefit of coupling high level synthesis tools with performance analysis.