Design and Verification of Fault-Tolerant Components

  • Authors:

  • Miaomiao Zhang;Zhiming Liu;Charles Morisset;Anders P. Ravn

  • Affiliations:

  • School of Software Engineering, Tongji University, China;International Institute of Software Technology, United Nations University, Macau,;International Institute of Software Technology, United Nations University, Macau,;Department of Computer Science, Aalborg University,

  • Venue:
  • Methods, Models and Tools for Fault Tolerance
  • Year:
  • 2009

Quantified Score

Hi-index 0.00

Visualization

Abstract

We present a systematic approach to design and verification of fault-tolerant components with real-time properties as found in embedded systems. A state machine model of the correct component is augmented with internal transitions that represent hypothesized faults. Also, constraints on the occurrence or timing of faults are included in this model. This model of a faulty component is then extended with fault detection and recovery mechanisms, again in the form of state machines. Desired properties of the component are model checked for each of the successive models. The models can be made relatively detailed such that they can serve directly as blueprints for engineering, and yet be amenable to exhaustive verification. The approach is illustrated with a design of a triple modular fault-tolerant system that is a real case we received from our collaborators in the aerospace field. We use UPPAAL to model and check this design. Model checking uses concrete parameters, so we extend the result with parametric analysis using abstractions of the automata in a rigorous verification.