Proof-checking a data link protocol
TYPES '93 Proceedings of the international workshop on Types for proofs and programs
Formal Verification for Fault-Tolerant Architectures: Prolegomena to the Design of PVS
IEEE Transactions on Software Engineering
Forward and backward simulations I.: untimed systems
Information and Computation
Contributions to the formal verification of distributed algorithms
Contributions to the formal verification of distributed algorithms
Distributed Algorithms
Possibly Infinite Sequences in Theorem Provers: A Comparative Study
TPHOLs '97 Proceedings of the 10th International Conference on Theorem Proving in Higher Order Logics
TYPES '94 Selected papers from the International Workshop on Types for Proofs and Programs
Traces of I/O-Automata in Isabelle/HOLCF
TAPSOFT '97 Proceedings of the 7th International Joint Conference CAAP/FASE on Theory and Practice of Software Development
CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification
Powerful Techniques for the Automatic Generation of Invariants
CAV '96 Proceedings of the 8th International Conference on Computer Aided Verification
Mechanical verification of timed automata: a case study
RTAS '96 Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium (RTAS '96)
Description and formal specification of the Link Layer of P1394
Description and formal specification of the Link Layer of P1394
Data Refinement: Model-Oriented Proof Methods and their Comparison
Data Refinement: Model-Oriented Proof Methods and their Comparison
Using TAME to prove invariants of automata models: Two case studies
FMSP '00 Proceedings of the third workshop on Formal methods in software practice
General distributions in process algebra
Lectures on formal methods and performance analysis
A Timed Verification of the IEEE 1394 Leader Election Protocol
Formal Methods in System Design
TAME: Using PVS strategies for special-purpose theorem proving
Annals of Mathematics and Artificial Intelligence
Proving Invariants of I/O Automata with TAME
Automated Software Engineering
A theory of normed simulations
ACM Transactions on Computational Logic (TOCL)
Switched PIOA: parallel composition via distributed scheduling
Theoretical Computer Science - Components and objects
Design and Verification of Fault-Tolerant Components
Methods, Models and Tools for Fault Tolerance
Developing topology discovery in Event-B
Science of Computer Programming
PVS Strategies for Proving Abstraction Properties of Automata
Electronic Notes in Theoretical Computer Science (ENTCS)
Calculating and composing progress properties in terms of the leads-to relation
ICFEM'07 Proceedings of the formal engineering methods 9th international conference on Formal methods and software engineering
Formal specification and analysis of zeroconf using uppaalS
ACM Transactions on Embedded Computing Systems (TECS)
Time constraint patterns for event b development
B'07 Proceedings of the 7th international conference on Formal Specification and Development in B
Hi-index | 0.00 |
The IEEE 1394 high performance serial multimedia bus protocol allows several components to communicate with each other at high speed. In this paper we present a formal model and verification of a leader election algorithm that forms the core of the tree identify phase of the physical layer of the 1394 protocol.We describe the algorithm formally in the I/O automata model of Lynch and Tuttle, and verify that for an arbitrary tree topology exactly one leader is elected. A large part of our verification has been checked mechanically with PVS, a verification system for higher-order logic.