Real Time Simulation in Floating Point Precision Using FPGA Computing

Authors:
Beniamin Apopei;Andy Mills;Tony Dodd;Haydn Thompson
Affiliations:
Department of Automatic Control And Systems Engineering, Sheffield, UK;Department of Automatic Control And Systems Engineering, Sheffield, UK;Department of Automatic Control And Systems Engineering, Sheffield, UK;Department of Automatic Control And Systems Engineering, Sheffield, UK
Venue:
ARC '09 Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications
Year:
2009

Citing 3
Cited 0

A Re-evaluation of the Practicality of Floating-Point Operations on FPGAs

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
Rapid Prototyping of FPGA Based Floating Point DSP Systems

RSP '02 Proceedings of the 13th IEEE International Workshop on Rapid System Prototyping (RSP'02)
Reusable design of inter-chip communication interfaces for next generation of adaptive computing systems

ARCS'05 Proceedings of the 18th international conference on Architecture of Computing Systems conference on Systems Aspects in Organic and Pervasive Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Real time simulations are indispensable for evaluation of new components, control system development, and system integration. There is a trade-off between model fidelity and the computational demands of the model; often lower fidelity models are chosen to speed development and to enable real time testing. FPGA technology offers an advantage over software simulation by exploiting bit and instruction level parallelism by default, but traditionally at the expense of coding effort and the need for experienced hardware engineers. The high cost of developing a model to execute on a FPGA is particularly prohibitive due to modifications occurring during system development. The work presents a process enabling an engineer to avoid hand-coded VHDL programming, yet take full advantage of the technology. The process described comes as a complete package: creating the model using pre-defined libraries, compilation and execution using specialized FPGA tools, simulation, co-simulation and interfacing with other technologies using in-house developed drivers.