Fly - A Modifiable Hardware Compiler
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Examining the viability of FPGA supercomputing
EURASIP Journal on Embedded Systems
Real Time Simulation in Floating Point Precision Using FPGA Computing
ARC '09 Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications
Rapid development of high performance floating-point pipelines for scientific simulation
IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
| Hi-index | 0.00 |
A system for the rapid prototyping of floating point hardware designs is presented. This system, called Float, consists of a floating point class for the simulation of quantization effects associated with low precision floating point operators; an optimizer which can automatically determine the minimal number of exponent and fraction bits required for a specified degree of accuracy; and a parameterized floating point library which can generate floating point operators with arbitrary precision. A digital sine-cosine generator is used as an example.