A 1.2v, 1.02 ghz 8 bit SIMD compatible highly parallel arithmetic data path for multi-precision arithmetic

Authors:
Sohan Purohit;Sai Rahul Chalamalasetti;Martin Margala
Affiliations:
University of Massachusetts, Lowell, Lowell, MA, USA;University of Massachusetts Lowell, Lowell, MA, USA;University of Massachusetts Lowell, Lowell, MA, USA
Venue:
Proceedings of the 19th ACM Great Lakes symposium on VLSI
Year:
2009

Citing 3
Cited 0

Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath

VLSID '09 Proceedings of the 2009 22nd International Conference on VLSI Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Coarse grained arithmetic and logic units have long been the primary computational units for media processing. This paper presents the organization and VLSI implementation of a new 8bit, Single Instruction Multiple Data (SIMD) compatible ALU for fast, area and power efficient arithmetic and logic operations. An array of 8 such units, along with the interconnect network to perform 16 bit multiplication is shown. The array was custom implemented in IBM 0.13 CMOS process. Post layout simulation results show cell operation at 1.02GHz with a power consumption of 1.34mW. The proposed cell consumes 22-52% less power than competing architectures, while providing GHz range operating speeds. The array is found to provide almost 6 times the performance of dedicated 16 bit multiplication units, while still providing 60% power improvement. A generalized mapping scheme for implementing higher precision arithmetic operations using the proposed ALU as the basic building block is shown.