Design of Power and Area Efficient Digital Down-converters for Broadband Communications Systems

Authors:
A. Pérez-Pascual;T. Sansaloni;V. Torres;V. Almenar;J. Valls
Affiliations:
Institute for Telecommunications and Multimedia Applications (ITEAM), Polytechnic University of Valencia, Grao de Gandía, Spain 46730;Institute for Telecommunications and Multimedia Applications (ITEAM), Polytechnic University of Valencia, Grao de Gandía, Spain 46730;Institute for Telecommunications and Multimedia Applications (ITEAM), Polytechnic University of Valencia, Grao de Gandía, Spain 46730;Institute for Telecommunications and Multimedia Applications (ITEAM), Polytechnic University of Valencia, Grao de Gandía, Spain 46730;Institute for Telecommunications and Multimedia Applications (ITEAM), Polytechnic University of Valencia, Grao de Gandía, Spain 46730
Venue:
Journal of Signal Processing Systems
Year:
2009

Citing 2
Cited 0

Digital Communication Receivers: Synchronization, Channel Estimation, and Signal Processing

Digital Communication Receivers: Synchronization, Channel Estimation, and Signal Processing
Efficient FPGA-based QPSK Demodulation Loops: Application to the DVB Standard

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper shows that when a digital receiver is designed utilizing two clock scopes, the digital down-converter can be designed to be efficient in terms of area and power consumption. The main design parameter that contributes to make the design efficient is the relationship between the transition band of the designed filter and its sampling frequency.