Dynamically reconfigurable regular expression matching architecture

Authors:
J. Divyasree;H. Rajashekar;Kuruvilla Varghese
Affiliations:
Centre for Electronic Design and Technology, Indian Institute of Science, Bangalore, India;Centre for Electronic Design and Technology, Indian Institute of Science, Bangalore, India;Centre for Electronic Design and Technology, Indian Institute of Science, Bangalore, India
Venue:
ASAP '08 Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors
Year:
2008

Citing 0
Cited 3

Automatic tool flow for shift-register-LUT reconfiguration: making run-time reconfiguration fast and easy (abstract only)

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
Efficient regular expression pattern matching for network intrusion detection systems using modified word-based automata

Proceedings of the Fifth International Conference on Security of Information and Networks
How to efficiently implement dynamic circuit specialization systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Regular Expressions are generic representations for a string or a collection of strings. This paper focuses on implementation of a regular expression matching architecture on reconfigurable fabric like FPGA. We present a Non-deterministic Finite Automata based implementation with extended regular expression syntax set compared to previous approaches. We also describe a dynamically reconfigurable generic block that implements the supported regular expression syntax. This enables formation of the regular expression hardware by a simple cascade of generic blocks as well as a possibility for reconfiguring the generic blocks to change the regular expression being matched. Further, we have developed an HDL code generator to obtain the VHDL description of the hardware for any regular expression set. Our optimized regular expression engine achieves a throughput of 2.45 Gbps. Our dynamically reconfigurable regular expression engine achieves a throughput of 0.8 Gbps using 12 FPGA slices per generic block on Xilinx Virtex2Pro FPGA.