Parallel flow to analyze the impact of the voltage regulator model in nanoscale power distribution network

Authors:
Amirali Shayan; Xiang Hu; He Peng; Wenjian Yu; Wanping Zhang;Chung-Kuan Cheng;Mikhail Popovich; Xiaoming Chen; Lew Chua-Eaon; Xiaohua Kong
Affiliations:
CSE Dept., University of California, San Diego, 9500 Gilman Drive, La Jolla, USA;ECE Dept., University of California, San Diego, 9500 Gilman Drive, La Jolla, USA;CSE Dept., University of California, San Diego, 9500 Gilman Drive, La Jolla, USA;EDA Lab, Dept. of Computer Science&Technology, Tsinghua University, Beijing, China;CSE Dept., University of California, San Diego, 9500 Gilman Drive, La Jolla, USA;CSE Dept., University of California, San Diego, 9500 Gilman Drive, La Jolla, USA;Qualcomm Inc., San Diego, CA, USA;Qualcomm Inc., San Diego, CA, USA;Qualcomm Inc., San Diego, CA, USA;Qualcomm Inc., San Diego, CA, USA
Venue:
ISQED '09 Proceedings of the 2009 10th International Symposium on Quality of Electronic Design
Year:
2009

Citing 0
Cited 2

Reducing peak power with a table-driven adaptive processor core

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Modeling and analysis of power distribution networks in 3-D ICs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, an efficient parallel flow for the design of the full power distribution network (PDN) is proposed. The analysis demonstrates the impact of the voltage regulator model in both frequency and time domain response. Based on the experimental results, it is observed that including the voltage regulator model in the PDN model increases the transient voltage drop and PDN response which need to be considered for nanoscale ICs. The flow is optimized using parallel processing to speedup slow response simulation time of the off chip voltage regulator. The study highlights the power integrity issues related to voltage regulator in broadband frequency ranges. The experimental results show speedup of up to 22 times with single processor and more than 430 times using up to 200 processors compared to HSPICE and other commercial simulators. The PDN simulation time is reduced from hours to less than a minute.