Analysis and simulation of continuous-time digital signal processors

Authors:
Bob Schell;Yannis Tsividis
Affiliations:
Analog Devices, Somerset, NJ 08854, USA;Electrical Engineering Department, Columbia University, New York, New York 10027, USA
Venue:
Signal Processing
Year:
2009

Citing 3
Cited 2

A New Class of Asynchronous A/D Converters Based on Time Quantization

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
A Level-Crossing Flash Asynchronous Analog-to-Digital Converter

ASYNC '06 Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems
Quantization noise spectra

IEEE Transactions on Information Theory

Level-crossing ADC performance evaluation toward ultrasound application

IEEE Transactions on Circuits and Systems Part I: Regular Papers - Special section on 2008 custom integrated circuits conference (CICC 2008)
Event-driven data acquisition and digital signal processing: a tutorial

IEEE Transactions on Circuits and Systems II: Express Briefs

Quantified Score

Hi-index	0.09

Visualization

Abstract

Digital signal processors operating in continuous time are analyzed. We demonstrate, through analytical and simulation studies, that by operating without a sampling clock the in-band quantization error power is reduced compared to conventional discrete-time systems. We present an equivalence that facilitates the study of continuous-time digital signal processors and we explore in detail the case of single sinusoid inputs as well as inputs with a Gaussian distribution. The in-band quantization error power is shown to be lower by up to 25dB for an 8-bit system, compared to a classical, sampled one with the same resolution.