Analysis and implementation of multiple-input, multiple-output VBLAST receiver from area and power efficiency perspective

Authors:
Zahid Khan;Tughrul Arslan;John S. Thompson;Ahmet T. Erdogan
Affiliations:
School of Engineering and Electronics, University of Edinburgh, U.K.;School of Engineering and Electronics, University of Edinburgh, U.K.;School of Engineering and Electronics, University of Edinburgh, U.K.;School of Engineering and Electronics, University of Edinburgh, U.K.
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2006

Citing 3
Cited 2

Enhanced Dual Strategy based VLSI Architecture for Computing Pseudo Inverse of Channel Matrix in a MIMO Wireless System

ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
An efficient square-root algorithm for BLAST

ICASSP '00 Proceedings of the Acoustics, Speech, and Signal Processing, 2000. on IEEE International Conference - Volume 02
Prototype experience for MIMO BLAST over third-generation wireless system

IEEE Journal on Selected Areas in Communications

50 years of CORDIC: algorithms, architectures, and applications

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Enhanced scaling-free CORDIC

IEEE Transactions on Circuits and Systems Part I: Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an analysis of the vertical Bell Laboratories layered space time (VBLAST) receiver used in a multiple-input multiple-output (MIMO) wireless system from the hardware implementation perspective and identifies those processing elements that consume more area and power due to complex signal processing. This paper models a scalable VBLAST receiver based on minimum mean square error (MMSE) nulling criteria assuming a block flat fading channel. After identifying the major area and power consuming blocks, this paper proposes two area and power efficient VLSI architectures for the block that computes pseudoinverse of the channel matrix. This paper discusses different tradeoff issues in both architectures and compares them with the architectures in the literature.