OpenMP implementation of SPICE3 circuit simulator

  • Authors:
  • Tien-Hsiung Weng;Ruey-Kuen Perng;Barbara Chapman

  • Affiliations:
  • Department of Computer Science and Information Engineering, Providence University, Taichung, Taiwan, R.O.C.;Department of Computer Science and Information Engineering, Providence University, Taichung, Taiwan, R.O.C.;Department of Computer Science, University of Houston, Houston, TX

  • Venue:
  • International Journal of Parallel Programming
  • Year:
  • 2007

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this paper, we describe our experience of creating an OpenMP implementation of the SPICE3 circuit simulator program. Given the irregular patterns of access to dynamic data structures in the SPICE code, a parallelization using current standard OpenMP directives is impossible without major rewriting of the original program. The aim of this work is to present a case study showing the development of a shared memory parallel code with minimum effort. We present two implementations, one with minimal code modification and one without modification to the original SPICE3 program using Intel's taskq construct. We also discuss the results of the case study in terms of what future compiler tools may be needed to help OpenMP application developers with similar porting goals. Our experiments using SPICE3, based on SRAM model simulation, were compiled by the SUN compiler running on a SunFire V880 UltraSPARC-III 750MHz and by the Intel icc compiler running on both an IBM Itanium with four CPUs and Intel Xeon of two processors machines. The results are promising.