Scalable Model for Packet Loss Analysis of Load-Balancing Switches with Identical Input Processes

Authors:
Yury Audzevich;Levente Bodrog;Yoram Ofek;Miklós Telek
Affiliations:
Department of Information Engineering and Computer Science, University of Trento, Italy;Department of Telecommunications, Technical University of Budapest, Hungary;Department of Information Engineering and Computer Science, University of Trento, Italy;Department of Telecommunications, Technical University of Budapest, Hungary
Venue:
ASMTA '09 Proceedings of the 16th International Conference on Analytical and Stochastic Modeling Techniques and Applications
Year:
2009

Citing 4
Cited 2

Scaling internet routers using optics

Proceedings of the 2003 conference on Applications, technologies, architectures, and protocols for computer communications
Longitudinal study of Internet traffic in 1998-2003

WISICT '04 Proceedings of the winter international synposium on Information and communication technologies
Load balanced Birkhoff-von Neumann switches, part I: one-stage buffering

Computer Communications
Wide-area Internet traffic patterns and characteristics

IEEE Network: The Magazine of Global Internetworking

Packet Loss Analysis of Load-Balancing Switch with ON/OFF Input Processes

EPEW '09 Proceedings of the 6th European Performance Engineering Workshop on Computer Performance Engineering
Packet loss minimization in load-balancing switch

ASMTA'10 Proceedings of the 17th international conference on Analytical and stochastic modeling techniques and applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present a scalable approximate model for packet loss analysis in load-balancing Birkhof-von Neumann switch with finite buffers and variable length packets assumption. We also present a numerical method to solve the model for large switches (up to the size ~30) equipped with large buffers (up to the buffer size ~1000). With regards to previously introduced models the main contribution of our model is its scalability in terms of the switch size as its computational complexity is linear with the number of ports. Contrary to previous models we assumed homogeneous input processes in this paper.