Asynchronous two-level logic of reduced cost

Authors:
Igor Lemberski;Petr Fiser
Affiliations:
Baltic International Academy, Riga, Latvia;Dept. of Computer Science&Engineering, Czech Technical University in Prague, Czech Republic
Venue:
DDECS '09 Proceedings of the 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits&Systems
Year:
2009

Citing 0
Cited 2

Compact DSOP and Partial DSOP Forms

Theory of Computing Systems
Dual-rail asynchronous logic multi-level implementation

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

With the advanced scaling of CMOS technology in the nanometer range, highly integrated mixed-signal systems can be designed. The use of nanometer CMOS, however, poses many challenges. This keynote presentation gives an overview of problems due to increased ...