Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate

  • Authors:
  • Himanshu Thapliyal;Nagarajan Ranganathan

  • Affiliations:
  • -;-

  • Venue:
  • ISVLSI '09 Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI
  • Year:
  • 2009

Quantified Score

Hi-index 0.00

Visualization

Abstract

Reversible logic has extensive applications in quantum computing, low power VLSI design, quantum dot cellular automata and optical computing. While several researchers have investigated the design of reversible logic elements, there is not much work reported on reversible binary subtractors. In this paper, we propose the design of a new reversible gate called TR gate. Further, we investigate the design of reversible binary subtractors based on the proposed TR gate. The proposed TR gate is better for designing reversible binary subtractor compared to such gates discussed in literature in terms of quantum cost, garbage outputs and complexity of gates.