Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Guest Editors' Introduction: Application-Specific Microprocessors
IEEE Design & Test
ASIP-based flexible MMSE-IC linear equalizer for MIMO turbo-equalization applications
Proceedings of the Conference on Design, Automation and Test in Europe
| Hi-index | 0.00 |
Rapid emergence of diverse wireless communication standards implies two crucial requirements on hardware mplementation: (1) Hardware platform flexibility for multistandard support, and (2) Rapid prototyping methodology for system validation under different use case scenarios.ASIP based platform, designed through Architecture Description Language (ADL) fulfills both of these requirements in an elegant way.This paper presents the design summary and prototypingflow of an ASIP-based flexible MMSE-IC Linear Equalizerfor MIMO Turbo-Equalization Applications. The rapid development and prototyping flow has been described startingfrom LISA ADL description till the FPGA implementation.Using a logic emulation board integrating Virtex 5 FPGA,the prototype of 2脳2 spatially multiplexed MIMO systemachieves a throughput of 65 MSymbol/Sec at a clock frequencyof 130MHz.