A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models
Proceedings of the conference on Design, automation and test in Europe - Volume 2
Fine-grained application source code profiling for ASIP design
Proceedings of the 42nd annual Design Automation Conference
ASIP-based multiprocessor SoC design for simple and double binary turbo decoding
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Retargetable code optimization with SIMD instructions
CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Retargetable code optimization for predicated execution
Proceedings of the conference on Design, automation and test in Europe
Rapid Prototyping of ASIP-based Flexible MMSE-IC Linear Equalizer
RSP '09 Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping
ASIP-based flexible MMSE-IC linear equalizer for MIMO turbo-equalization applications
Proceedings of the Conference on Design, Automation and Test in Europe
From parallelism levels to a multi-ASIP architecture for turbo decoding
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
First Page of the Article