Issues in Tool Qualification for Safety-Critical Hardware: What Formal Approaches Can and Cannot Do

Authors:
Brian Butka;Janusz Zalewski;Andrew J. Kornecki
Affiliations:
Electrical Engineering, Embry Riddle Aeronautical Univ., Daytona Beach, USA 32114;Computer Science, Florida Gulf Coast University, Fort Meyers, USA 33965;Computer&Software Engineering, Embry-Riddle Aeronautical Univ., Daytona Beach, USA 32114
Venue:
SAFECOMP '09 Proceedings of the 28th International Conference on Computer Safety, Reliability, and Security
Year:
2009

Citing 3
Cited 0

Formal verification in hardware design: a survey

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Formally-Based Design Evaluation

CHARME '01 Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
Co-Design and Refinement for Safety Critical Systems

DFT '04 Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium

Quantified Score

Hi-index	0.00

Visualization

Abstract

Technology has improved to the point that system designers have the ability to trade-off implementing complex functions in either hardware or software. However, clear distinctions exist in the design tools. This paper examines what is unique to hardware design, areas where formal methods can be applied to advantage in hardware design and how errors can exist in the hardware even if formal methods are used to prove the design is correct.