A network-centric approach to space-restricted distributed processing

Authors:
M. R. Fowler;E. Stipidis;F. H. Ali
Affiliations:
Vetronics Research Centre, Department of Engineering and Design, School of Science and Technology, University of Sussex, Brighton, BN1 9QT East Sussex, UK;Vetronics Research Centre, Department of Engineering and Design, School of Science and Technology, University of Sussex, Brighton, BN1 9QT East Sussex, UK;Vetronics Research Centre, Department of Engineering and Design, School of Science and Technology, University of Sussex, Brighton, BN1 9QT East Sussex, UK
Venue:
Microprocessors & Microsystems
Year:
2009

Citing 8
Cited 0

GRIP: A Reconfigurable Architecture for Host-Based Gigabit-Rate Packet Processing

FCCM '02 Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
FPGAs vs. CPUs: trends in peak floating-point performance

FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
An Analysis of the Cost Effectiveness of an Adaptable Computing Cluster

Cluster Computing
64-bit floating-point FPGA matrix multiplication

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
Computing for LQCD: apeNEXT

Computing in Science and Engineering
Accelerating Molecular Dynamics Simulations with Reconfigurable Computers

IEEE Transactions on Parallel and Distributed Systems
Practical Verification of an Embedded Beowulf Architecture Using Standard Cluster Benchmarks

ICSEA '08 Proceedings of the 2008 The Third International Conference on Software Engineering Advances
Janus: An FPGA-Based System for High-Performance Scientific Computing

Computing in Science and Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Space Efficient Embedded Cluster (SEEC) is a new system that offers a practical solution to space-restricted distributed processing. Utilising Linux compatible, embedded network controllers and standard Beowulf libraries presents developers with an easy to use, modular, distributed architecture. Networking characteristics are examined to quantify MPI operational overheads. Analysis in terms of weight and volume is undertaken when compared to a reference PC system for the example application RC5. A similar analysis is presented for DGEMM when utilising a possible, modular, per node FPGA enhancement.