High speed filtering using reconfigurable hardware

  • Authors:
  • Carlos Perez-Vidal;Luis Gracia

  • Affiliations:
  • Departamento de Ingenería de Sistemas Industriales, Universidad Miguel Hernández, Avda. de la Universidad s/n, 03202 Elche, Spain;Instituto IDF, Universidad Politécnica de Valencia, Camino de Vera s/n, 46022 Valencia, Spain

  • Venue:
  • Journal of Parallel and Distributed Computing
  • Year:
  • 2009

Quantified Score

Hi-index 0.01

Visualization

Abstract

This research develops a real-time implementation of computationally expensive prediction filters by means of task parallelization and task segmentation methodologies in an FPGA. There is a brief description of the prediction filter, then two types of implementations have been developed: PC-based sequential implementations using MATLAB and C++; and an FPGA-based parallelized implementation using VHDL. A comparative study between both types of implementations shows that the execution times measured on the FPGA are considerably lower, making this implementation valid for applications with real-time requirements. Experimental results are shown for a visual servoing task to illustrate the good performance of the proposed algorithms and implementations.