A low-power integrated circuit for interaural time delay estimation without delay lines

  • Authors:
  • A. Chacón-Rodríguez;F. Martin-Pirchio;S. Sañudo;P. Julián

  • Affiliations:
  • Laboratorio de Componentes Electrónicos, Universidad Nacional de Mar del Plata, Mar del Plata, Argentina;Instituto de Investigaciones en Ingeniería Eléctrica, CONlCET and Departamento de Ingeniería Eléctrica y Computadoras, Universidad Nacional del Sur, Bahía Blanca, Argentin ...;Instituto de Investigaciones en Ingeniería Eléctrica, CONlCET and Departamento de Ingeniería Eléctrica y Computadoras, Universidad Nacional del Sur, Bahía Blanca, Argentin ...;Instituto de Investigaciones en Ingeniería Eléctrica, CONlCET and Departamento de Ingeniería Eléctrica y Computadoras, Universidad Nacional del Sur, Bahía Blanca, Argentin ...

  • Venue:
  • IEEE Transactions on Circuits and Systems II: Express Briefs
  • Year:
  • 2009

Quantified Score

Hi-index 0.00

Visualization

Abstract

A low-power IC for the estimation of the delay between two infinitely clipped (digital) signals is designed and implemented in a 0.35-µm standard CMOS technology. The proposed circuit is based on a sliding-mode control system and does not need past values of the inputs, which are usually stored using chains of digital registers or analog delay lines and significantly increase the power consumption. The IC is intended to work in ultralow-power miniature sensor network nodes performing localization in the audio range [20, 1000] Hz, as part of a forest environmental protection network. Power dissipation results show a core power consumption of 1.04 µW at 3.3 V and only 282 nW at 1.8 V--in both cases with a clock frequency of 200 kHz. The circuit is fully operative and was successfully tested on field as part of a low-power bearing sensor unit.