A low-power correlation-derivative CMOS VLSI circuit for bearing estimation

  • Authors:
  • Pedro Julián;Andreas G. Andreou;David H. Goldberg

  • Affiliations:
  • Universidad Nacional del Sur, Departmento de Ingenieria Eléctrica y Computadoras, Bahia Blanca, Argentina and Consejo Nacional de Investigaciones Cientificas y Técnicas (CONICET), Capita ...;Electrical and Computer Engineering Department, The Johns Hopkins University, Baltimore, MD;Department of Physiology and Biophysics, Weill Medical College, Cornell University, New York, NY

  • Venue:
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract

We present a CMOS integrated circuit (IC) for bearing estimation in the low-audio range that performs a correlation derivative approach in a 0.35-µm technology. The IC calculates the bearing angle of a sound source with a mean variance of one degree in a 360° range using four microphones: one pair is used to produce the indication and the other to define the quadrant. An adaptive algorithm decides which pair to use depending on the direction of the incoming signal, in such a way to obtain the best estimate. The IC contains two blocks with 104 stages each. Every stage has a delay unit, a block to reduce the clock speed, and a 10-bit UP/DN counter. The IC measures 2 mm by 2.4 mm, and dissipates 600µW at 3.3 V and 200 kHz. It is purely digital and uses a one-bit quantization of the input signals.