VLSI implementation of an energy-aware wake-up detector for an acoustic surveillance sensor network

Authors:
David H. Goldberg;Andreas G. Andreou;Pedro Julián;Philippe O. Pouliquen;Laurence Riddle;Rich Rosasco
Affiliations:
Johns Hopkins University, Baltimore, MD;Johns Hopkins University, Baltimore, MD;Universidad Nacional del Sur, Bahía Blanca, CP, Argentina;Johns Hopkins University, Baltimore, MD;Signal Systems Corporation, Severna Park, MD;Signal Systems Corporation, Severna Park, MD
Venue:
ACM Transactions on Sensor Networks (TOSN)
Year:
2006

Citing 6
Cited 1

A line in the sand: a wireless sensor network for target detection, classification, and tracking

Computer Networks: The International Journal of Computer and Telecommunications Networking - Special issue: Military communications systems and technologies
Radio-Triggered Wake-Up for Wireless Sensor Networks

Real-Time Systems
VigilNet: An integrated sensor network system for energy-efficient surveillance

ACM Transactions on Sensor Networks (TOSN)
A low-power correlation-derivative CMOS VLSI circuit for bearing estimation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Towards optimal sleep scheduling in sensor networks for rare-event detection

IPSN '05 Proceedings of the 4th international symposium on Information processing in sensor networks
Sentry-based power management in wireless sensor networks

IPSN'03 Proceedings of the 2nd international conference on Information processing in sensor networks

Wake-up receivers for wireless sensor networks: benefits and challenges

IEEE Wireless Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a low-power VLSI wake-up detector for a sensor network that uses acoustic signals to localize ground-based vehicles. The detection criterion is the degree of low-frequency periodicity in the acoustic signal, and the periodicity is computed from the “bumpiness” of the autocorrelation of a one-bit version of the signal. We then describe a CMOS ASIC that implements the periodicity estimation algorithm. The ASIC is fully functional and its core consumes 835 nanowatts. It was integrated into an acoustic enclosure and deployed in field tests with synthesized sounds and ground-based vehicles.