RTC'05 Proceedings of the 14th IEEE-NPSS conference on Real time
A 3-GHz serial ATA spread-spectrum clock generator employing a chaotic PAM modulation
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Efficient photonic coding: a considered revision
Proceedings of the 2nd ACM SIGCOMM workshop on Green networking
FMICS'11 Proceedings of the 16th international conference on Formal methods for industrial critical systems
A wide lock-range referenceless CDR with automatic frequency acquisition
Journal of Electrical and Computer Engineering - Special issue on Clock/Frequency Generation Circuits and Systems
An 8 × 8 20 Gbps Reconfigurable Load Balanced TDM Switch IC for High-Speed Networking
Journal of Signal Processing Systems
| Hi-index | 0.00 |
This paperd escribes a byte-oriented binary transmission code and its implementation. This code is particularly well suited for high-speed local area networks and similar data links, where the information format consists of packets, variable in length, from about a dozen up to several hundred 8-bit bytes. The proposed transmission code translates each source byte into a constrained 10-bit binary sequence which hase excellent performance parameters near the theoretical limits for 8B/10B codes. The maximum run length is 5 and the maximum digital sum variation is 6. A single error in the encoded bits can, at most, generate an error burst of length 5 in the decoded domain. A very simple implementation of the code has been accomplished by partitioning the coder into 5B/6B and 3B/4B subordinate coders.