Formal verification of PLC controlled systems using sensor graphs

Authors:
Tord Alenljung;Bengt Lennartson
Affiliations:
Department of Signals and Systems, Chalmers University of Technology;Department of Signals and Systems, Chalmers University of Technology
Venue:
CASE'09 Proceedings of the fifth annual IEEE international conference on Automation science and engineering
Year:
2009

Citing 6
Cited 0

Statecharts: A visual formalism for complex systems

Science of Computer Programming
Temporal and modal logic

Handbook of theoretical computer science (vol. B)
A theory of timed automata

Theoretical Computer Science
Petri Nets and Grafcet: Tools for Modelling Discrete Event Systems

Petri Nets and Grafcet: Tools for Modelling Discrete Event Systems
Timed Condition/Event Systems: A Framework for Modular Discrete Models of Chemical Plants and Verification of Their Real-Time Discrete Control

TACAs '96 Proceedings of the Second International Workshop on Tools and Algorithms for Construction and Analysis of Systems
Verification of logic controllers for continuous plants using timed condition/event-system models

Automatica (Journal of IFAC)

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes how a system, consisting of a discrete controller (e.g. a PLC) that controls a physical plant/process, can be formally verified. The physical process is assumed to be modeled using Sensor Graphs, a discrete event modeling language directed at physical systems with binary and identity sensors (e.g. RFID). The formal and graphical syntaxes of Sensor Graphs are presented and exemplified. The "semitimed" semantics is defined considering a process model together with a controller model, represented as a discrete state equation. Finally, it is shown how requirements on the closed-loop system, represented by a Sensor Graph and a controller model, can be verified using the model checker Cadence SMV.