A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies

Authors:
Subho Chatterjee;Mitchelle Rasquinha;Sudhakar Yalamanchili;Saibal Mukhopadhyay
Affiliations:
Georgia Institute of Technology, Atlanta, GA;Georgia Institute of Technology, Atlanta, GA;Georgia Institute of Technology, Atlanta, GA;Georgia Institute of Technology, Atlanta, GA
Venue:
Proceedings of the 2009 International Conference on Computer-Aided Design
Year:
2009

Citing 1
Cited 3

Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement

Proceedings of the 45th annual Design Automation Conference

Analysis of thermal behaviors of spin-torque-transfer RAM: a simulation study

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Energy efficient many-core processor for recognition and mining using spin-based memory

NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures
Electrothermal analysis of spin-transfer-torque random access memory arrays

ACM Journal on Emerging Technologies in Computing Systems (JETC) - Special issue on memory technologies

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we propose a methodology for energy efficient Spin-Torque-Transfer Random Access Memory (STTRAM) array design at scaled technology nodes. We present a model to estimate and analyze the energy dissipation of an STTRAM array. The presented model shows the strong dependence of the array energy on the silicon transistor width, word line voltage and row/column organization. Using the array energy model we propose a design methodology for STTRAM arrays which minimizes the energy dissipation while maintaining the required robustness in read and write operations at scaled technologies.