Performance study of synthetic AER generation on CPUs for real-time video based on spikes

Authors:
M. J. Domínguez-Morales;P. Iñigo-Blasco;A. Linares-Barranco;G. Jimenez;A. Civit-Balcells;J. L. Sevillano
Affiliations:
Robotics and Computers Technology Group, University of Seville, ETSI Informática, Seville, Spain;Robotics and Computers Technology Group, University of Seville, ETSI Informática, Seville, Spain;Robotics and Computers Technology Group, University of Seville, ETSI Informática, Seville, Spain;Robotics and Computers Technology Group, University of Seville, ETSI Informática, Seville, Spain;Robotics and Computers Technology Group, University of Seville, ETSI Informática, Seville, Spain;Robotics and Computers Technology Group, University of Seville, ETSI Informática, Seville, Spain
Venue:
SPECTS'09 Proceedings of the 12th international conference on Symposium on Performance Evaluation of Computer & Telecommunication Systems
Year:
2009

Citing 5
Cited 1

Wiring considerations in analog VLSI systems, with application to field-programmable networks

Wiring considerations in analog VLSI systems, with application to field-programmable networks
VLSI analogs of neuronal visual processing: a synthesis of form and function

VLSI analogs of neuronal visual processing: a synthesis of form and function
Communicating neuronal ensembles between neuromorphic chips

Neuromorphic systems engineering
Test infrastructure for address-event-representation communications

IWANN'05 Proceedings of the 8th international conference on Artificial Neural Networks: computational Intelligence and Bioinspired Systems
On algorithmic rate-coded AER generation

IEEE Transactions on Neural Networks

AER spiking neuron computation on GPUs: the Frame-to-AER generation

ICONIP'11 Proceedings of the 18th international conference on Neural Information Processing - Volume Part I

Quantified Score

Hi-index	0.00

Visualization

Abstract

Address-Event-Representation (AER) is a neuromorphic interchip communication protocol that allows for real-time virtual massive connectivity between huge number neurons located on different chips. When building multi-chip muti-layered AER systems it is absolutely necessary to have a computer interface that allows (a) to read AER interchip traffic into the computer and visualize it on screen, and (b) convert conventional frame-based video stream in the computer into AER and inject it at some point of the AER structure. This is necessary for test and debugging of complex AER systems. Previous work presented several software methods for converting digital frames into AER format. Those methods were not feasible for real-time conversion those days because the processor performance was insufficient. Nowadays, Multi-core processor architectures and cache hierarchies have evolved and the performance is much better than Pentium 4 Mobile of those years. In this paper we study frame-to-AER methods for realtime video applications (40ms per frame) using modern processor architectures, compilers, and processors oriented for stand-alone applications (mini-PC processors).