Original Contribution: High capacity pattern recognition associative processors

  • Authors:
  • David Casasent;Brian Telfer

  • Affiliations:
  • -;-

  • Venue:
  • Neural Networks
  • Year:
  • 1992

Quantified Score

Hi-index 0.00

Visualization

Abstract

We distinguish between many:1 (distortion-invariant) and 1:1 (large class) pattern recognition associative processors (with many different input keys associated with the same output recollection vector and with each key associated with a different recollection vector). A variety of different associative processor synthesis algorithms are compared showing that one can: store M vector pairs (where M N, and N is the dimension of the keys) in fewer memory elements than standard digital storage requires; handle linearly dependent key vectors; and achieve robust noise performance and quantization by design. We show that one must employ new recollection vector encoding techniques to improve storage density, else the standard direct storage nearest neighbor processor is preferable. We find Ho-Kashyap associative processors and L-max recollection vector encoding to be preferable and we suggest new and preferable performance measures for associative processors.