Low complexity hardware implementation of reciprocal fractional motion estimation for H.264/AVC in mobile applications

Authors:
Alireza Aminlou;Parviz Alvandi;Mahmoud Reza Hashemi
Affiliations:
Multimedia Processing Laboratory, Faculty of Electrical and Computer Engineering, University of Tehran, Tehran, Iran;Multimedia Processing Laboratory, Faculty of Electrical and Computer Engineering, University of Tehran, Tehran, Iran;Multimedia Processing Laboratory, Faculty of Electrical and Computer Engineering, University of Tehran, Tehran, Iran
Venue:
PCS'09 Proceedings of the 27th conference on Picture Coding Symposium
Year:
2009

Citing 6
Cited 0

Fast sub-pixel motion estimation techniques having lower computational complexity

IEEE Transactions on Consumer Electronics
A locally quadratic model of the motion estimation error criterion function and its application to subpixel interpolations

IEEE Transactions on Circuits and Systems for Video Technology
Highly efficient predictive zonal algorithms for fast block-matching motion estimation

IEEE Transactions on Circuits and Systems for Video Technology
Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder

IEEE Transactions on Circuits and Systems for Video Technology
A Fast Algorithm and Its VLSI Architecture for Fractional Motion Estimation for H.264/MPEG-4 AVC Video Coding

IEEE Transactions on Circuits and Systems for Video Technology
Reciprocal Subpixel Motion Estimation: Video Coding With Limited Hardware Resources

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Motion Estimation, one of the most effective modules in H.264/AVC, constitutes 60%-90% of encoding time and computation. Close to %45 of this computation belongs to Fractional Motion Estimation (FME) which has to perform a time consuming half-pixel and quarter-pixel interpolation. In addition, interpolation is a major challenge for hardware implementation in real time, specially in mobile applications where processing and battery power is limited. Several modified sub-pixel accuracy search methods have been proposed in the literature in order to reduce the complexity of interpolation. The reciprocal method has been proposed to reduce the CPU encoding time for a software implementation of an H.264 encoder on personal computers. In this paper, the hardware implementation of the reciprocal method is evaluated and its PSNR performance and hardware cost are compared to that of a simplified Rate-Distortion Optimization (RDO) process. Simulation results indicate that using reciprocal FME with enabled RDO has less computational cost and better PSNR performance than using the conventional FME with disabled RDO.