Power Modeling of Solid State Disk for Dynamic Power Management Policy Design in Embedded Systems

Authors:
Jinha Park;Sungjoo Yoo;Sunggu Lee;Chanik Park
Affiliations:
Department of Electronic and Electrical Engineering, POSTECH (Pohang university of Science and Technology), Pohang, Korea;Department of Electronic and Electrical Engineering, POSTECH (Pohang university of Science and Technology), Pohang, Korea;Department of Electronic and Electrical Engineering, POSTECH (Pohang university of Science and Technology), Pohang, Korea;Flash Software Team, Memory Division, DS Solution, Samsung Electronics Hwasung, Gyeonggi-do, Korea
Venue:
SEUS '09 Proceedings of the 7th IFIP WG 10.2 International Workshop on Software Technologies for Embedded and Ubiquitous Systems
Year:
2009

Citing 10
Cited 1

Adaptive disk spin—down for mobile computers

Mobile Networks and Applications
Comparing System-Level Power Management Policies

IEEE Design & Test
Adaptive Disk Spin-down Policies for Mobile Computers

MLICS '95 Proceedings of the 2nd Symposium on Mobile and Location-Independent Computing
Modeling Hard-Disk Power Consumption

FAST '03 Proceedings of the 2nd USENIX Conference on File and Storage Technologies
A superblock-based flash translation layer for NAND flash memory

EMSOFT '06 Proceedings of the 6th ACM & IEEE International conference on Embedded software
A log buffer-based flash translation layer using fully-associative sector translation

ACM Transactions on Embedded Computing Systems (TECS)
Energy-aware data compression for multi-level cell (MLC) flash memory

Proceedings of the 44th annual Design Automation Conference
Hard drive power consumption uncovered

ACM SIGMETRICS Performance Evaluation Review
LAST: locality-aware sector translation for NAND flash memory-based storage systems

ACM SIGOPS Operating Systems Review
The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization

Proceedings of the 36th annual international symposium on Computer architecture

Power-reduction techniques for data-center storage systems

ACM Computing Surveys (CSUR)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Power consumption now becomes the most critical performance limiting factor to solid state disk (SSD) in embedded systems. It is imperative to devise design methods and architectures for power efficient SSD designs. In our work, we present the first step towards low power SSD design, i.e., power estimation of SSD. We present a practical approach of SSD power estimation which tries to keep the advantage of real measurement, i.e., accuracy, while overcoming its limitations, i.e., long execution time and lack of repeatability (and high cost) by a trace-based simulation. Since it is based on real measurements, it takes into account the power consumption of SSD controller as well as that of Flash memories. We show the effectiveness of the presented method in designing a dynamic power management policy for SSD.