High-conductance states in a neuromorphic hardware system

Authors:
Bernhard Kaplan;Daniel Brüderle;Johannes Schemmel;Karlheinz Meier
Affiliations:
Kirchhoff Institute for Physics, University of Heidelberg, Heidelberg, Germany;Kirchhoff Institute for Physics, University of Heidelberg, Heidelberg, Germany;Kirchhoff Institute for Physics, University of Heidelberg, Heidelberg, Germany;Kirchhoff Institute for Physics, University of Heidelberg, Heidelberg, Germany
Venue:
IJCNN'09 Proceedings of the 2009 international joint conference on Neural Networks
Year:
2009

Citing 6
Cited 0

Advancing the Boundaries of High-Connectivity Network Simulation with Distributed Computing

Neural Computation
Theoretical Neuroscience: Computational and Mathematical Modeling of Neural Systems

Theoretical Neuroscience: Computational and Mathematical Modeling of Neural Systems
Analytical Integrate-and-Fire Neuron Models with Conductance-Based Dynamics for Event-Driven Simulation Strategies

Neural Computation
The high-conductance state of cortical networks

Neural Computation
Interconnecting VLSI spiking neural networks using isochronous connections

IWANN'07 Proceedings of the 9th international work conference on Artificial neural networks
A software framework for tuning the dynamics of neuromorphic silicon towards biology

IWANN'07 Proceedings of the 9th international work conference on Artificial neural networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

Under typical synaptical stimulation, cortical neurons exhibit a total membrane conductance which, compared to a situation without any input spikes, is significantly increased. This results in a shorter membrane time constant and thus in an increased capability of the neuron to detect coincidences in its synaptic input. For this study, a neuromorphic hardware device was utilized, which does not provide direct access to its membrane conductances. Motivated by the aim of finding biologically realistic configuration regimes for the chip operation, a purely spike-based method for the estimation of membrane conductances is presented, allowing to test the hardware membrane dynamics. A proof of principle is given by pure software sim ulations. Hardware results are presented which illustrate the functionality of the method and show the possibility to generate high-conductance states in the utilized VLSI1 neurons. In the final section, limits and useful implications of the proposed method are discussed.