Interconnecting VLSI spiking neural networks using isochronous connections

Authors:
Stefan Philipp;Andreas Grübl;Karlheinz Meier;Johannes Schemmel
Affiliations:
Ruprecht-Karls-Universität Heidelberg, Kirchhoff-Institut für Physik, Heidelberg, Germany;Ruprecht-Karls-Universität Heidelberg, Kirchhoff-Institut für Physik, Heidelberg, Germany;Ruprecht-Karls-Universität Heidelberg, Kirchhoff-Institut für Physik, Heidelberg, Germany;Ruprecht-Karls-Universität Heidelberg, Kirchhoff-Institut für Physik, Heidelberg, Germany
Venue:
IWANN'07 Proceedings of the 9th international work conference on Artificial neural networks
Year:
2007

Citing 5
Cited 3

New methods to color the vertices of a graph

Communications of the ACM
Computer Networks

Computer Networks
ATM Input-Buffered Switches with the Guaranteed-Rate Property

ISCC '98 Proceedings of the Third IEEE Symposium on Computers & Communications
A Mixed-Mode Analog Neural Network Using Current-Steering Synapses

Analog Integrated Circuits and Signal Processing
A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity

IEEE Transactions on Neural Networks

A spiking neural network model of an actor-critic learning agent

Neural Computation
High-conductance states in a neuromorphic hardware system

IJCNN'09 Proceedings of the 2009 international joint conference on Neural Networks
A QoS network architecture to interconnect large-scale VLSI neural networks

IJCNN'09 Proceedings of the 2009 international joint conference on Neural Networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a network architecture to interconnect mixed-signal VLSI integrate-and-fire neural networks in a way that the timing of the neural network data is preserved. The architecture uses isochronous connections to reserve network bandwidth and is optimized for the small data event packets that have to be exchanged in spiking hardware neural networks. End-to-end delay is reduced to the minimum by retaining 100% throughput. As buffering is avoided wherever possible, the resulting jitter is independent of the number of neural network chips used. This allows to experiment with neural networks of thousands of artificial neurons with a speedup of up to 105 compared to biology. Simulation results are presented. The work focuses on the interconnection of hardware neural networks. In addition to this, the proposed architecture is suitable for any application where bandwidth requirements are known and constant low delay is needed.