A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity

Authors:
G. Indiveri;E. Chicca;R. Douglas
Affiliations:
Swiss Fed. Inst. of Technol., the the Univ. of Zurich, Switzerland;-;-
Venue:
IEEE Transactions on Neural Networks
Year:
2006

Citing 0
Cited 45

Synaptic Dynamics in Analog VLSI

Neural Computation
2008 Special Issue: Compact silicon neuron circuit with spiking and bursting behaviour

Neural Networks
EMBRACE: emulating biologically-inspired architectures on hardware

NN'08 Proceedings of the 9th WSEAS International Conference on Neural Networks
Global scaling of synaptic efficacy: Homeostasis in silicon synapses

Neurocomputing
From Vision Sensor to Actuators, Spike Based Robot Control through Address-Event-Representation

IWANN '09 Proceedings of the 10th International Work-Conference on Artificial Neural Networks: Part I: Bio-Inspired Systems: Computational and Ambient Intelligence
A reconfigurable and biologically inspired paradigm for computation using network-on-chip and spiking neural networks

International Journal of Reconfigurable Computing - Selected papers from ReCoSoc08
Fast and robust learning by reinforcement signals: Explorations in the insect brain

Neural Computation
A 0.3-mW/Ch 1.25 V piezo-resistance digital ROIC for liquid-dispensing MEMS

IEEE Transactions on Circuits and Systems Part I: Regular Papers - Special issue on ISCAS2008
C++ implementation of neural networks trainer

INES'09 Proceedings of the IEEE 13th international conference on Intelligent Engineering Systems
Efficient and reliable training of neural networks

HSI'09 Proceedings of the 2nd conference on Human System Interactions
SpiNDeK: an integrated design tool for the multiprocessor emulation of complex bioinspired spiking neural networks

CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
A universal abstract-time platform for real-time neural networks

IJCNN'09 Proceedings of the 2009 international joint conference on Neural Networks
IAF neuron implementation for mixed-signal PCNN hardware

IWANN'07 Proceedings of the 9th international work conference on Artificial neural networks
Interconnecting VLSI spiking neural networks using isochronous connections

IWANN'07 Proceedings of the 9th international work conference on Artificial neural networks
A software framework for tuning the dynamics of neuromorphic silicon towards biology

IWANN'07 Proceedings of the 9th international work conference on Artificial neural networks
Large developing receptive fields using a distributed and locally reprogrammable address-event receiver

IEEE Transactions on Neural Networks
Scalable event-driven native parallel processing: the SpiNNaker neuromimetic system

Proceedings of the 7th ACM international conference on Computing frontiers
Experimental demonstration of associative memory with memristive neural networks

Neural Networks
PAX: A mixed hardware/software simulation platform for spiking neural networks

Neural Networks
Workload-aware neuromorphic design of low-power supply voltage controller

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Artificial neural networks in hardware: A survey of two decades of progress

Neurocomputing
Nullcline-based design of a silicon neuron

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Performance/price estimates for cortex-scale hardware: A design space exploration

Neural Networks
An AER to CAN bridge for spike-based robot control

IWANN'11 Proceedings of the 11th international conference on Artificial neural networks conference on Advances in computational intelligence - Volume Part I
An AER spike-processing filter simulator and automatic VHDL generator based on cellular automata

IWANN'11 Proceedings of the 11th international conference on Artificial neural networks conference on Advances in computational intelligence - Volume Part I
Simulating building blocks for spikes signals processing

IWANN'11 Proceedings of the 11th international conference on Artificial neural networks conference on Advances in computational intelligence - Volume Part II
On the designing of spikes band-pass filters for FPGA

ICANN'11 Proceedings of the 21st international conference on Artificial neural networks - Volume Part II
2011 Special Issue: Concurrent heterogeneous neural model simulation on real-time neuromimetic hardware

Neural Networks
A systematic method for configuring vlsi networks of spiking neurons

Neural Computation
Automated parameter estimation of the hodgkin-huxley model using the differential evolution algorithm: Application to neuromimetic analog integrated circuits

Neural Computation
A hierachical configuration system for a massively parallel neural hardware platform

Proceedings of the 9th conference on Computing Frontiers
2012 Special Issue: A forecast-based STDP rule suitable for neuromorphic implementation

Neural Networks
Dynamic state and parameter estimation applied to neuromorphic systems

Neural Computation
Bursting Hodgkin---Huxley model-based ultra-low-power neuromimetic silicon neuron

Analog Integrated Circuits and Signal Processing
Silicon spiking neurons for hardware implementation of extreme learning machines

Neurocomputing
Nanoscale electronic synapses using phase change devices

ACM Journal on Emerging Technologies in Computing Systems (JETC) - Special issue on memory technologies
An energy-efficient spike encoding circuit for speech edge detection

Analog Integrated Circuits and Signal Processing
Associative Learning of Integrate-and-Fire Neurons with Memristor-Based Synapses

Neural Processing Letters
2013 Special Issue: Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization

Neural Networks
2013 Special Issue: A neuromorphic VLSI design for spike timing and rate based synaptic plasticity

Neural Networks
2013 Special Issue: Computing with networks of spiking neurons on a biophysically motivated floating-gate based neuromorphic integrated circuit

Neural Networks
Spikes monitors for FPGAs, an experimental comparative study

IWANN'13 Proceedings of the 12th international conference on Artificial Neural Networks: advances in computational intelligence - Volume Part I
A FPGA spike-based robot controlled with neuro-inspired VITE

IWANN'13 Proceedings of the 12th international conference on Artificial Neural Networks: advances in computational intelligence - Volume Part I
A compact spike-timing-dependent-plasticity circuit for floating gate weight implementation

Neurocomputing
A generalized analog implementation of piecewise linear neuron models using CCII building blocks

Neural Networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a mixed-mode analog/digital VLSI device comprising an array of leaky integrate-and-fire (I&F) neurons, adaptive synapses with spike-timing dependent plasticity, and an asynchronous event based communication infrastructure that allows the user to (re)configure networks of spiking neurons with arbitrary topologies. The asynchronous communication protocol used by the silicon neurons to transmit spikes (events) off-chip and the silicon synapses to receive spikes from the outside is based on the "address-event representation" (AER). We describe the analog circuits designed to implement the silicon neurons and synapses and present experimental data showing the neuron's response properties and the synapses characteristics, in response to AER input spike trains. Our results indicate that these circuits can be used in massively parallel VLSI networks of I&F neurons to simulate real-time complex spike-based learning algorithms.