2008 Special Issue: Compact silicon neuron circuit with spiking and bursting behaviour

Authors:
Jayawan H. B. Wijekoon;Piotr Dudek
Affiliations:
School of Electrical and Electronic Engineering, The University of Manchester, United Kingdom;School of Electrical and Electronic Engineering, The University of Manchester, United Kingdom
Venue:
Neural Networks
Year:
2008

Citing 5
Cited 7

A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long-term memory

IEEE Transactions on Neural Networks
Simple model of spiking neurons

IEEE Transactions on Neural Networks
Synchrony detection and amplification by silicon neurons with STDP synapses

IEEE Transactions on Neural Networks
Temporal coding in a silicon network of integrate-and-fire neurons

IEEE Transactions on Neural Networks
A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity

IEEE Transactions on Neural Networks

Compact floating-gate learning array with STDP

IJCNN'09 Proceedings of the 2009 international joint conference on Neural Networks
Workload-aware neuromorphic design of low-power supply voltage controller

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Artificial neural networks in hardware: A survey of two decades of progress

Neurocomputing
A systematic method for configuring vlsi networks of spiking neurons

Neural Computation
Axonal slow integration induced persistent firing neuron model

ICONIP'11 Proceedings of the 18th international conference on Neural Information Processing - Volume Part I
An analog implementation of biologically plausible neurons using CCII building blocks

Neural Networks
A generalized analog implementation of piecewise linear neuron models using CCII building blocks

Neural Networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

A silicon neuron circuit that produces spiking and bursting firing patterns, with biologically plausible spike shape, is presented. The circuit mimics the behaviour of known classes of cortical neurons: regular spiking (RS), fast spiking (FS), chattering (CH) and intrinsic bursting (IB). The paper describes the operation of the circuit, provides simulation results, a simplified analytical model, and a phase-plane analysis of its behaviour. The functionality of the circuit has been verified experimentally. The paper introduces a proof-of-concept analogue integrated circuit, implemented in a 0.35 @mm CMOS technology, and presents preliminary measurement results. The neuron cell provides an area and energy efficient implementation of the silicon cortical neuron, and could be used as a universal neuron circuit in VLSI neuromorphic networks that closely resemble the circuits of the cortex.