Synchrony detection and amplification by silicon neurons with STDP synapses

Authors:
A. Bofill-i-Petit;A. F. Murray
Affiliations:
Sch. of Eng. & Electron., Univ. of Edinburgh, UK;-
Venue:
IEEE Transactions on Neural Networks
Year:
2004

Citing 0
Cited 10

2008 Special Issue: Compact silicon neuron circuit with spiking and bursting behaviour

Neural Networks
Global scaling of synaptic efficacy: Homeostasis in silicon synapses

Neurocomputing
A programmable spike-timing based circuit block for reconfigurable neuromorphic computing

Neurocomputing
Large developing receptive fields using a distributed and locally reprogrammable address-event receiver

IEEE Transactions on Neural Networks
The role of membrane threshold and rate in STDP silicon neuron circuit simulation

ICANN'05 Proceedings of the 15th international conference on Artificial neural networks: formal models and their applications - Volume Part II
A silicon synapse based on a charge transfer device for spiking neural network application

ISNN'06 Proceedings of the Third international conference on Advances in Neural Networks - Volume Part III
Evaluating the generalisation capability of a CMOS based synapse

Neurocomputing
2013 Special Issue: Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization

Neural Networks
2013 Special Issue: A neuromorphic VLSI design for spike timing and rate based synaptic plasticity

Neural Networks
A compact spike-timing-dependent-plasticity circuit for floating gate weight implementation

Neurocomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Spike-timing dependent synaptic plasticity (STDP) is a form of plasticity driven by precise spike-timing differences between presynaptic and postsynaptic spikes. Thus, the learning rules underlying STDP are suitable for learning neuronal temporal phenomena such as spike-timing synchrony. It is well known that weight-independent STDP creates unstable learning processes resulting in balanced bimodal weight distributions. In this paper, we present a neuromorphic analog very large scale integration (VLSI) circuit that contains a feedforward network of silicon neurons with STDP synapses. The learning rule implemented can be tuned to have a moderate level of weight dependence. This helps stabilise the learning process and still generates binary weight distributions. From on-chip learning experiments we show that the chip can detect and amplify hierarchical spike-timing synchrony structures embedded in noisy spike trains. The weight distributions of the network emerging from learning are bimodal.