Computer
| Hi-index | 0.01 |
A simulation tool for systolic processor design has been built. The tool is implemented using synchronous communicating processes. The simulation language allows for hierarchical definition of processor cells. Both high-level and low-level operations can be defined in the system for ease of simulation. Off-line and interactive simulation are possible.