Why Systolic Architectures?

Authors:
H. T. Kung
Affiliations:
Carnegie-Mellon University
Venue:
Computer
Year:
1982

Citing 0
Cited 107

On input/output speedup in tightly coupled multiprocessors

IEEE Transactions on Computers - The MIT Press scientific computation series
Designing systolic algorithms using sequential machines

IEEE Transactions on Computers - The MIT Press scientific computation series
Synthesis of an Optimal Family of Matrix Multiplication Algorithms on Linear Arrays

IEEE Transactions on Computers
A Parallel Algorithm to Compute the Shortest Paths and Diameter of a Graph and Its VLSI Implementation

IEEE Transactions on Computers
Dual Systolic Architectures for VLSI Digital Signal Processing Systems

IEEE Transactions on Computers
A Study of Pipelining in Computing Arrays

IEEE Transactions on Computers
A multiprocessor architecture for two-dimensional digital filters

IEEE Transactions on Computers
Optimal Partitioning and Redundancy Removal in Computing Partial Sums

IEEE Transactions on Computers
A Fast 1-D Serial-Parallel Systolic Multiplier

IEEE Transactions on Computers
CHAOS- kernel support for objects in the real-time domain

IEEE Transactions on Computers - Special Issue on Real-Time Systems
Optimal Systolic Design for the Transitive Closure and the Shortest Path Problems

IEEE Transactions on Computers
Complexity of Matrix Product on a Class of Orthogonally Connected Systolic Arrays

IEEE Transactions on Computers
Integer Division in Linear Time with Bounded Fan-In

IEEE Transactions on Computers
From determinacy to systaltic arrays

IEEE Transactions on Computers
The warp computer: Architecture, implementation, and performance

IEEE Transactions on Computers
A kleene-like characterization of languages accepted by systolic tree automata

Journal of Computer and System Sciences
A systolic parsing algorithm for a visual programming language

ACM '86 Proceedings of 1986 ACM Fall joint computer conference
Fast Combinatorial RNS Processors for DSP Applications

IEEE Transactions on Computers
High Performance Multiprocessor Architecture Design Methodology for Application-Specific Embedded Systems

HiPC '02 Proceedings of the 9th International Conference on High Performance Computing
A run-time reconfigurable array of multipliers architecture

IPDPS '01 Proceedings of the 15th International Parallel & Distributed Processing Symposium
Partial Evaluation of Hardware

Partial Evaluation - Practice and Theory, DIKU 1998 International Summer School
Hierarchies of Spatially Extended Systems and Synchronous Concurrent Algorithms

Proceedings of the ESPRIT Working Group 8533 on Prospects for Hardware Foundations: NADA - New Hardware Design Methods, Survey Chapters
Structured Scheduling of Recurrence Equations: Theory and Practice

Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS
On Parallel Reconfigurable Architectures for Image Processing

ParNum '99 Proceedings of the 4th International ACPC Conference Including Special Tracks on Parallel Numerics and Parallel Computing in Image Processing, Video Processing, and Multimedia: Parallel Computation
Very Large Scale Spatial Computing

UMC '02 Proceedings of the Third International Conference on Unconventional Models of Computation
Buffer size optimization for full-search block matching algorithms

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
A New Systolic Array Algorithm for Memory-Based VLSI Array Implementation of DCT

ISCC '97 Proceedings of the 2nd IEEE Symposium on Computers and Communications (ISCC '97)
Trading Bitwidth For Array Size: A Unified Reconfigurable Arithmetic Processor Design

ISQED '01 Proceedings of the 2nd International Symposium on Quality Electronic Design
A Reconfigurable Low-Power High-Performance Matrix Multiplier Design

ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
Convolution on Splash 2

FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
A Quantitative Code Analysis of Scientific Systolic Programs: DSP vs. Matrix Algorithms

IPPS '98 Proceedings of the 12th. International Parallel Processing Symposium on International Parallel Processing Symposium
Adaptive Resource Utilization via Feedback Control for Streaming Applications

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 01
A Fully Pipelined Systolic Array for Sinusoidal Sequence Generation

IEEE Transactions on Computers
Complexity of matrix product on modular linear systolic arrays for algorithms with affine schedules

Journal of Parallel and Distributed Computing
Complexity of reachability problems for finite discrete dynamical systems

Journal of Computer and System Sciences
An efficient multiplier-less architecture for 2-D convolution with quadrant symmetric kernels

Integration, the VLSI Journal
Characterization, testing and reconfiguration of faults in mesh networks

Integration, the VLSI Journal
Predecessor existence problems for finite discrete dynamical systems

Theoretical Computer Science
AsAP: A Fine-Grained Many-Core Platform for DSP Applications

IEEE Micro
Mapping Homogeneous Graphs on Linear Arrays

IEEE Transactions on Computers
Systolic Algorithnis for Local Operations on Images

IEEE Transactions on Computers
Systolic Multipliers for Finite Fields GF(2m)

IEEE Transactions on Computers
Computational Geometry on a Systolic Chip

IEEE Transactions on Computers
An Improved Distribution Algorithm for Shortest Paths Problem

IEEE Transactions on Computers
A Robust Matrix-Multiplication Array

IEEE Transactions on Computers
Systolic Processing and an Implementation for Signal and Image Processing

IEEE Transactions on Computers
Modular Matrix Multiplication on a Linear Array

IEEE Transactions on Computers
Implementation of the Smith-Waterman algorithm on a reconfigurable supercomputing platform

HPRCTA '07 Proceedings of the 1st international workshop on High-performance reconfigurable computing technology and applications: held in conjunction with SC07
Efficient hardware code generation for FPGAs

ACM Transactions on Architecture and Code Optimization (TACO)
Biologically-Inspired Digital Architecture for a Cortical Model of Orientation Selectivity

ICANN '08 Proceedings of the 18th international conference on Artificial Neural Networks, Part II
From Bit Level Systolic Arrays to HDTV Processor Chips

Journal of Signal Processing Systems
Architecture and Evaluation of an Asynchronous Array of Simple Processors

Journal of Signal Processing Systems
Reduced-instruction set multi-microcomputer system

AFIPS '84 Proceedings of the July 9-12, 1984, national computer conference and exposition
A versatile VLSI fast Fourier transform processor

AFIPS '84 Proceedings of the July 9-12, 1984, national computer conference and exposition
A database machine based on the data distribution approach

AFIPS '84 Proceedings of the July 9-12, 1984, national computer conference and exposition
A reconfigurable VLSI architecture for a database processor

AFIPS '83 Proceedings of the May 16-19, 1983, national computer conference
A multiprocessor with replicated shared memory

AFIPS '83 Proceedings of the May 16-19, 1983, national computer conference
Reconfigurable architectures for VLSI processing arrays

AFIPS '83 Proceedings of the May 16-19, 1983, national computer conference
A systolic processor for signal processing

AFIPS '82 Proceedings of the June 7-10, 1982, national computer conference
Diastolic arrays: throughput-driven reconfigurable computing

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Harnessing parallelism in multicore clusters with the all-pairs and wavefront abstractions

Proceedings of the 18th ACM international symposium on High performance distributed computing
Optimized on-chip pipelining of memory-intensive computations on the cell BE

ACM SIGARCH Computer Architecture News
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation

Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
Computational aspects of analyzing social network dynamics

IJCAI'07 Proceedings of the 20th international joint conference on Artifical intelligence
Designing of processor-time optimal systolic arrays for band matrix-vector multiplication

Computers & Mathematics with Applications
Characterization of catastrophic faults in two-dimensional reconfigurable systolic arrays with unidirectional links

Information Processing Letters
Integration workshop: SYSIM: a simulation tool for systolic processors

Integration, the VLSI Journal
VLSI systolic arrays for band matrix multiplication

Integration, the VLSI Journal
A systolic VLSI matrix for a family of fundamental searching problems

Integration, the VLSI Journal
Microelectronic architectures and devices for signal and symbol processing

Integration, the VLSI Journal
On minimizing memory in systolic arrays for the dynamic time warping algorithm

Integration, the VLSI Journal
A note on architectures for large-capacity CAMs

Integration, the VLSI Journal
High-speed systolic architectures for finite field inversion

Integration, the VLSI Journal - Special issue: ACM great lakes symposium on VLSI
Mobile agent systems and cellular automata

Autonomous Agents and Multi-Agent Systems
Paper: Program compression on the instruction systolic array

Parallel Computing
Short Communication: Array size anomaly of problem-size independent systolic arrays for matrix-vector multiplication

Parallel Computing
Systolic designs for Aitken's root finding method

Parallel Computing
Efficient Systolic Designs for 1- and 2-Dimensional DFT of General Transform-Lengths for High-Speed Wireless Communication Applications

Journal of Signal Processing Systems
FPGA realization of FIR filters for high-speed and medium-speed by using modified distributed arithmetic architectures

Microelectronics Journal
Deadlock-freeness of hexagonal systolic arrays

Information Processing Letters
Agent-oriented programming: from prolog to guarded definite clauses

Agent-oriented programming: from prolog to guarded definite clauses
Design and comparison of NML systolic architectures

Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale Architectures
Harnessing parallelism in multicore clusters with the All-Pairs, Wavefront, and Makeflow abstractions

Cluster Computing
An instruction-systolic programmable shader architecture for multi-threaded 3D graphics processing

Journal of Parallel and Distributed Computing
FPGA-Array with Bandwidth-Reduction Mechanism for Scalable and Power-Efficient Numerical Simulations Based on Finite Difference Methods

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Architecture exploration for efficient data transfer and storage in data-parallel applications

EuroPar'10 Proceedings of the 16th international Euro-Par conference on Parallel processing: Part I
A low-area multi-link interconnect architecture for GALS chip multiprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Systolic VLSI Arrays for Polynomial GCD Computation

IEEE Transactions on Computers
Prototype implementation of array-processor extensible over multiple FPGAs for scalable stencil computation

ACM SIGARCH Computer Architecture News
System-level energy and performance projections for nanomagnet-based logic

NANOARCH '09 Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures
Novel VLSI algorithm and architecture with good quantization properties for a high-throughput area efficient systolic array implementation of DCT

EURASIP Journal on Advances in Signal Processing - Special issue on quantization of VLSI digital signal processing systems
VLSI systolic binary tree-searched vector quantizer for image compression

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Modeling and analyzing social network dynamics using stochastic discrete graphical dynamical systems

Theoretical Computer Science
Computing transitive closure problem on linear systolic array

NAA'04 Proceedings of the Third international conference on Numerical Analysis and its Applications
On fault tolerance of two-dimensional mesh networks

ICDCN'06 Proceedings of the 8th international conference on Distributed Computing and Networking
Reliable systolic computing through redundancy

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
Area-Time efficient systolic architecture for the DCT

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
Reducing the number of processors elements in systolic arrays for matrix multiplication

SEPADS'12/EDUCATION'12 Proceedings of the 11th WSEAS international conference on Software Engineering, Parallel and Distributed Systems, and proceedings of the 9th WSEAS international conference on Engineering Education
ASIC implementation of high speed processor for calculating discrete Fourier transformation using circular convolution technique

WSEAS Transactions on Circuits and Systems
A metric for layout-friendly microarchitecture optimization in high-level synthesis

Proceedings of the 49th Annual Design Automation Conference
Domain-Specific language and compiler for stencil computation on FPGA-Based systolic computational-memory array

ARC'12 Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications
Synthesis of a unidirectional systolic array for matrix-vector multiplication

Mathematical and Computer Modelling: An International Journal
Real time fault tolerant control of robot manipulators

Mathematical and Computer Modelling: An International Journal
Closed-form reliability expression of large non-homogeneous distributed system

Mathematical and Computer Modelling: An International Journal
Bus versus cellular automata, and ultimate limitations of parallel processing

Mathematical and Computer Modelling: An International Journal
A Simple Architecture for Computing Moments and Orientation of an Image

Fundamenta Informaticae
Scalable matrix decompositions with multiple cores on FPGAs

Microprocessors & Microsystems

Quantified Score

Hi-index	4.17

Visualization

Abstract

First Page of the Article