AsAP: A Fine-Grained Many-Core Platform for DSP Applications

Authors:
Bevan Baas;Zhiyi Yu;Michael Meeuwsen;Omar Sattari;Ryan Apperson;Eric Work;Jeremy Webb;Michael Lai;Tinoosh Mohsenin;Dean Truong;Jason Cheung
Affiliations:
University of California, Davis;University of California, Davis;University of California, Davis;University of California, Davis;University of California, Davis;University of California, Davis;University of California, Davis;University of California, Davis;University of California, Davis;University of California, Davis;University of California, Davis
Venue:
IEEE Micro
Year:
2007

Citing 9
Cited 9

A multiprocessor DSP system using PADDI-2

DAC '98 Proceedings of the 35th annual Design Automation Conference
Transputers-Past, Present and Future

IEEE Micro
Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
StrongARM: a high-performance ARM processor

COMPCON '96 Proceedings of the 41st IEEE International Computer Conference
Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor

Proceedings of the 31st annual international symposium on Computer architecture
Performance and Power Analysis of Globally Asynchronous Locally Synchronous Multi-Processor Systems

ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
Wavefront Array Processor: Language, Architecture, and Applications

IEEE Transactions on Computers
Why Systolic Architectures?

Computer
A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers

IEEE Communications Magazine

A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Implementation of IEEE802.11a software defined receiver on chip multi-processor architecture using OpenMP

Proceedings of the 2009 International Conference on Hybrid Information Technology
CGADL: an architecture description language for coarse-grained reconfigurable arrays

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A reconfigurable source-synchronous on-chip network for GALS many-core platforms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special issue on the 2009 ACM/IEEE international symposium on networks-on-chip
A low-area multi-link interconnect architecture for GALS chip multiprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
High performance programmable FPGA overlay for digital signal processing

ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
Modeling and Designing for Accuracy and Energy Efficiency in Wireless Electroencephalography Systems

ACM Journal on Emerging Technologies in Computing Systems (JETC)
QUKU: A dual-layer reconfigurable architecture

ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems
Design of high-throughput Inter-PE communication with application-level flow control protocol for many-core architectures

Proceedings of the First International Workshop on Many-core Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Many emerging and future applications require significant levels of complex digital signal processing and operate within limited power budgets. Moreover, dramatically rising VLSI fabrication and design costs make programmable and reconfigurable solutions increasingly attractive. The AsAP project addresses these challenges with a chip multiprocessor composed of simple processors with small memories, achieving high energy efficiency and throughput in a small chip area.