Biologically-Inspired Digital Architecture for a Cortical Model of Orientation Selectivity

Authors:
Cesar Torres-Huitzil;Bernard Girau;Miguel Arias-Estrada
Affiliations:
Information Technology Department, Polytechnic University of Victoria, Ciudad Victoria, Tamaulipas, Mexico;CORTEX team, LORIA-INRIA Grand Est, Campus Scientifique, Vandoeuvre-les-Nancy Cedex, France;Computer Science Department, INAOE, Apdo, Puebla, Mexico Postal 51 and 216
Venue:
ICANN '08 Proceedings of the 18th international conference on Artificial Neural Networks, Part II
Year:
2008

Citing 7
Cited 0

Massively distributed digital implementation of an integrate-and-fire LEGION network for visual scene segmentation

Neurocomputing
Achieving High Performance with FPGA-Based Computing

Computer
FPGA-based configurable systolic architecture for window-based image processing

EURASIP Journal on Applied Signal Processing
Why Systolic Architectures?

Computer
Hardware/software codesign for embedded implementation of neural networks

ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications
The Impact of Arithmetic Representation on Implementing MLP-BP on FPGAs: A Study

IEEE Transactions on Neural Networks
Feedforward Neural Network Implementation in FPGA Using Layer Multiplexing for Effective Resource Utilization

IEEE Transactions on Neural Networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a biologically inspired modular hardware implementation of a cortical model of orientation selectivity of the visual stimuli in the primary visual cortex targeted to a Field Programmable Gate Array (FPGA) device. The architecture mimics the functionality and organization of neurons through spatial Gabor-like filtering and the so-called cortical hypercolumnar organization. A systolic array and a suitable image addressing scheme are used to partially overcome the von Neumann bottleneck of monolithic memory organization in conventional microprocessor-based system by processing small and local amounts of sensory information (image tiles) in an incremental way. A real-time FPGA implementation is presented for 8 different orientations and aspects such as flexibility, scalability, performance and precision are discussed to show the plausibility of implementing biologically-inspired processing for early visual perception in digital devices.