On Parallel Reconfigurable Architectures for Image Processing

Authors:
Edwige Pissaloux
Affiliations:
-
Venue:
ParNum '99 Proceedings of the 4th International ACPC Conference Including Special Tracks on Parallel Numerics and Parallel Computing in Image Processing, Video Processing, and Multimedia: Parallel Computation
Year:
1999

Citing 7
Cited 0

Image Analysis Using Mathematical Morphology

IEEE Transactions on Pattern Analysis and Machine Intelligence
Parallel computer vision

Parallel computer vision
Scans as Primitive Parallel Operations

IEEE Transactions on Computers
Introduction to algorithms

Introduction to algorithms
Associative Nets: A Graph-Based Parallel Computing Model

IEEE Transactions on Computers
Image Analysis and Mathematical Morphology

Image Analysis and Mathematical Morphology
Why Systolic Architectures?

Computer

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a short overview analysing the adequation between image processing requirements, parallel reconfigurable architectures dedicated to image processing and parallel computing. Through some examples of academic prototypes and commercialised computers the evolution of concepts useful for efficient and real time image processing is shown.