A systolic parsing algorithm for a visual programming language

Authors:
A. W. Bojanczyk;T. D. Kimura
Affiliations:
Department of Computer Science, Washington University, St. Louis, MO;Department of Computer Science, Washington University, St. Louis, MO
Venue:
ACM '86 Proceedings of 1986 ACM Fall joint computer conference
Year:
1986

Citing 2
Cited 1

The architecture of a programmable systolic chip

Advances in VLSI and Computer Systems
Why Systolic Architectures?

Computer

A compiled picture language on Macintosh

Proceedings of the 1986 ACM SIGSMALL/PC symposium on Small systems

Quantified Score

Hi-index	0.00

Visualization

Abstract