Database machines and database management
Database machines and database management
Database computers: principle, architectures & techniques
Database computers: principle, architectures & techniques
A four megabit dynamic systolic associative memory chip
Journal of VLSI Signal Processing Systems - Special issue: application specific array processors
Architectural tradeoffs in the design of VLSI-based associative memories
Microprocessing and Microprogramming
Architectures for large-capacity CAMs
Integration, the VLSI Journal
interactions
Associative Processor Architecture—a Survey
ACM Computing Surveys (CSUR)
Content Addressable Parallel Processors
Content Addressable Parallel Processors
Computer
MASCOTS '96 Proceedings of the 4th International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems
Computer
A cryotron catalog memory system
AIEE-IRE '56 (Eastern) Papers and discussions presented at the December 10-12, 1956, eastern joint computer conference: New developments in computers
Associative parallel processing
AFIPS '67 (Spring) Proceedings of the April 18-20, 1967, spring joint computer conference
A highly parallel computing system for information retrieval
AFIPS '72 (Fall, part II) Proceedings of the December 5-7, 1972, fall joint computer conference, part II
Authors' reply to “A note on architectures for large-capacity CAMs”
Integration, the VLSI Journal
| Hi-index | 0.00 |
Recently, Schultz and Gulak have presented a taxonomy for content-addressable memories, discussed the relative advantages of the various serial/parallel architectures, and listed variations and options for implementing large systems. However, they do not cite the origins of this taxonomy that dates back to 1973, leaving the reader with the impression that it is new and being proposed for the first time. They also omit other relevant references to methods for implementing systolic and large-scale associative systems.