Energy-efficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer with Applications to Subband Adaptive Filtering

Authors:
Yongtao Wang;Hamid Mahmoodi;Lih-Yih Chiou;Hunsoo Choo;Jongsun Park;Woopyo Jeong;Kaushik Roy
Affiliations:
Texas Instruments Inc., Dallas, USA 75243;San Francisco State University, San Francisco, USA 94132;National Cheng Kung University, Tainan, Taiwan;Texas Instruments Inc., Dallas, USA 75243;School of Electrical Engineering, Korea University, Seoul, Korea 136-701;Samsung Electronics Co., Hwasung, Korea;School of Electrical and Computer Engineering, Purdue University, West Lafayette, USA 47907
Venue:
Journal of Signal Processing Systems
Year:
2010

Citing 5
Cited 0

Multirate systems and filter banks

Multirate systems and filter banks
Digital signal processing (3rd ed.): principles, algorithms, and applications

Digital signal processing (3rd ed.): principles, algorithms, and applications
Residual echo signal in critically sampled subband acoustic echocancellers based on IIR and FIR filter banks

IEEE Transactions on Signal Processing
Tight Weyl-Heisenberg frames in l2(Z)

IEEE Transactions on Signal Processing
A new algorithm for elimination of common subexpressions

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Polyphase channelizer is an important component of subband adaptive filtering systems. This paper presents an energy-efficient hardware architecture and VLSI implementation of polyphase channelizer, integrating algorithmic, architectural and circuit level design techniques. At algorithm level, low complexity polyphase channelizer architecture is derived using multirate signal processing approach. To reduce the computational complexity in polyphase filters, computation sharing differential coefficient (CSDC) method is effectively used as an architectural level technique. The main idea of CSDC is to combine the strength of augmented differential coefficient method and subexpression sharing. Efficient circuit-level techniques: low power commutator implementation, dual-VDD scheme and novel level-converting flip-flop (LCFF), are also used to further reduce the power dissipation. The proposed polyphase channelizer consumes 352 mW power with throughput of 480 million samples per second (MSPS). A test chip has been fabricated in 0.18 μm CMOS technology and its functionality is verified. Chip measurement results show that the dual-VDD implementation achieves a total power saving of 2.7 X.