An introduction to systolic algorithm design

Using Data Flow Information to Obtain Efficient Check Sets for Algorithm-Based Fault Tolerance

International Journal of Parallel Programming

Configuring of Algorithms in Mapping into Hardware

The Journal of Supercomputing

Design of Processor Arrays for Reconfigurable Architectures

The Journal of Supercomputing

Streams, Stream Transformers and Domain Representations

Proceedings of the ESPRIT Working Group 8533 on Prospects for Hardware Foundations: NADA - New Hardware Design Methods, Survey Chapters

Synthesis of a Systolic Array Genetic Algorithm

IPPS '98 Proceedings of the 12th. International Parallel Processing Symposium on International Parallel Processing Symposium

Systolic array

Encyclopedia of Computer Science

Composition of Loop Modules in the Structural Blanks Approach to Programming with Recurrences: A Task of Synthesis of Nested Loops

Informatica

The systems edge of the Parameterized Linear Array with a Reconfigurable Pipelined Bus System (LARPBS(p)) optical bus parallel computing model

The Journal of Supercomputing

Generating parallel algorithms for cluster and grid computing

ICCS'05 Proceedings of the 5th international conference on Computational Science - Volume Part I